Abstract-Low-frequency noise in strained Ge epitaxial layers, which are grown on a reverse-graded relaxed SiGe buffer layer, has been evaluated for different front-end processing conditions. It has been shown that the 1/f noise in strong inversion is governed by trapping in the gate oxide (number fluctuations) and not affected by the presence of compressive strain in the channel. However, some impact has been found from the type of halo implantation used, whereby the lowest noise spectral density and the highest hole mobility are obtained by replacing the standard As halo by P implantation. At the same time, omitting the junction anneal results in poor device characteristics, which can be understood by considering the presence of a high density of nonannealed implantation damage in the channel and the gate stack near the source and the drain.
I. INTRODUCTION
H IGH-MOBILITY channels are being considered as serious contenders for the development of decananometer CMOS technology nodes [1] , [2] . This means in practice that Ge or III-V layers have to be grown by heteroepitaxy on a silicon substrate, generally resulting in a large density of threading dislocations (TDs) [3] . For p-channel transistors, Ge is one of the prime candidates to replace silicon. However, the ∼4% lattice mismatch results in a small critical thickness for relaxation of Ge epitaxial layers on Si and in a high density of TDs, usually in the range of 10 8 cm −2 , which can be reduced to ∼10 7 cm −2 by postgrowth thermal annealing [4] . The presence of such defects may impact the device perfor-mance, e.g., the junction leakage current [5] , threshold voltage V T , or inversion-layer mobility [6] . In addition, low-frequency (LF) noise increases in the presence of TDs [7] - [9] , since dislocations introduce generation-recombination (GR) centers in the band gap of semiconductor materials. In fact, it has been recently shown that this is also the case for pMOSFETs fabricated in relaxed Ge-on-Si epilayers [10] , [11] , where an increase in current noise spectral density S I is observed in weak inversion. It has been shown that this excess GR noise can be significantly reduced by lowering the TD density by replacing relaxed Ge-on-Si by a strained Ge (sGe) channel [11] , which was fabricated on a reverse-graded strain-relaxed Si 0.2 Ge 0.8 buffer (SRB) layer [12] .
It is the aim of this paper to investigate in detail the LF noise in sGe pMOSFETs from weak to strong inversion. Wafers with different processing conditions are compared in order to develop better understanding of the fluctuation mechanisms.
It is shown that the 1/f γ noise (γ ∼ 1), which is dominant in strong inversion, is governed by number fluctuations, i.e., charge trapping in the gate oxide, and is also correlated with low-field channel mobility. Interestingly, devices processed without junction anneal (JA) exhibit poor hole mobility and high 1/f -like noise. The latter fact can be interpreted in terms of the model proposed by Malm et al. for a channel with a highly localized defect density [9] . The origin of both effects is assigned to residual implantation damage in the Ge channel, causing carrier scattering and trapping.
II. EXPERIMENTAL
Ge pMOSFETs have been fabricated on ∼1.5-μm-thick relaxed Ge layers deposited by reduced-pressure chemical vapor deposition on 200-mm-diameter Czochralski (CZ) Si substrates and on 20-nm sGe deposited on a 2.1-μm fully relaxed reversegraded Si 0.2 Ge 0.8 SRB on CZ Si [12] . The density of TDs in the relaxed Ge-on-Si substrates is in the range of a few 10 7 cm −2 after postgrowth annealing at 850
• C for 3 min [4] . The dislocation density was about one decade smaller for the sGe wafers, i.e., about a few 10 6 cm −2 . The gate stack was processed starting from an epitaxial Si passivation layer, which was partially oxidized, and on top of which, 3.5-nm HfO 2 has been deposited by atomic layer deposition [13] , [14] . The thin SiO 2 layer on top of the remaining thin Si passivation layer provides sufficiently low D it to achieve good hole mobility and avoids the formation of poor-quality GeO 2 at the interface. The resulting equivalent oxide thickness (EOT) is 1.45 nm. The metal gate consists of 10-nm TaN/70-nm 0018-9383/$26.00 © 2011 IEEE Fig. 1 . Drain current and transconductance in linear operation of two relaxed Ge-on-Si and two sGe pMOSFETs with identical processing, i.e., from wafers 5 and 8 in Table I. TiN. For the sGe wafers, process splits have been implemented with respect to the tilted halo implantation, the JA, and the highly doped drain preamorphization implantation (PAI), as indicated in Table I . Finally, NiGe metallization was applied.
On-wafer LF noise measurements have been performed in linear operation at drain bias V DS of −50 mV and on transistors with different widths W and lengths L using Berkeley Technology Associates hardware under control of ProPlusSolution software. Gate bias V GS has been stepped from weak to strong inversion. In order to have some idea on the LF noise variability, between three and five transistors have been measured for each device geometry and for every wafer studied.
III. RESULTS AND DISCUSSION
As shown elsewhere, pMOSFETs fabricated on sGe substrates may exhibit a significant performance improvement, whereby the highest long-channel hole mobility is found for the devices without halo, followed by the P halo transistors [13] , [14] . In the case of the 10 × 0.25 μm p-channel transistors in Fig. 1 receiving the same standard front-end processing, an improvement in the range of 15%-20% in the maximum transconductance in the ohmic regime is observed for the sGe 1 μA) . In weak inversion, on the other hand, the noise in the relaxed Ge devices is considerably higher, as was previously reported [11] . This has been attributed to the presence of a high density of TDs, which also gives rise to a more than one decade higher drain-to-bulk p + n leakage current (see Fig. 3 ). The lower leakage current in the off regime is partly related to the lower threading dislocation density (TDD). However, the main factor is the smaller intrinsic carrier concentration n i due to the wider band gap of relaxed Si 0.2 Ge 0.8 compared with that of relaxed Ge [13] [14] . This can also contribute to a difference in the GR noise, as both the activation energy and the capture cross section and, hence, the emission and capture time constants of the dislocations can be modified. A study of the GR noise spectra as a function of temperature should clarify this issue. Here, we investigate the impact of varying substrate bias V BS . Fig. 3 . Average leakage current density at −0.5 V for large-area p + n junctions fabricated on the Ge-on-Si and sGe wafers in Table I .
A. Impact of the Substrate Bias
As previously suggested [10] , [15] , much insight can be gained by studying LF noise as a function of substrate bias V BS , which also modifies the drain-to-bulk current. At the same time, the channel position with respect to the interface and the halo doping profile will be modified by the substrate bias. A forward V BS should result in an inversion layer deeper in the substrate and corresponding to a higher halo concentration, whereas the opposite holds for a reverse substrate bias. Fig. 4 (a) and (b) represents the input characteristics and the normalized noise spectral density, i.e., S I /I 2 D versus I D , respectively, for the same sGe pMOSFET at different V BS conditions. The drain current is highest for the forward-substrate bias (−0.25 V) in Fig. 4 (a), whereas the noise is highest for the floating substrate condition. However, as shown in Fig. 4(b) , the excess GR noise in weak inversion becomes more pronounced for the forwardsubstrate bias case, which also yields the highest drain-to-bulk leakage current. It again establishes a clear link between both phenomena. This higher excess noise is also found for the relaxed Ge pMOSFET in Fig. 5 
(b).
Another important observation is that, for sufficiently large I D in Fig. 4(b) , the normalized noise runs parallel with
2 for all substrate bias conditions. This applies to a lesser extent to the relaxed Ge transistor [see Fig. 5(b) ], whereof the corresponding input curves are shown in Fig. 5(a) . From this, it is concluded that the LF noise, which is predominantly 1/f -like for higher drain currents [10] , [11] , [15] , is determined by number fluctuations [16] . This implies that, from a flatband voltage noise spectral density of ∼10 −11 V 2 /Hz, oxide trap density N ot in the range of 5.5 × 10 18 cm −3 · eV −1 can be derived using [16] 
with q as the elementary charge; k as the Boltzmann's constant; T as the absolute temperature; W and L as the device width and length, respectively; C ox as the gate oxide capacitance density; and α t as the tunneling attenuation parameter, which is usually taken to be 10 8 cm −1 . This is quite similar to previously obtained trap densities derived from the 1/f noise magnitude [17], [18] and about a factor four times higher than the trap density derived from the 1/f noise at the front interface of GeOI transistors [19] . Table I . The average S V G has been calculated for sufficiently large I D , where the excess GR noise is negligible and is represented versus effective hole mobility μ h , which is calculated from the slope of the Y -function [20] , using
B. Impact of Processing Conditions
In (2), H is the slope of a linear fit to the Y versus V GS curve. It is clear that a typical value for S V G is ∼10 −11 V 2 /Hz, irrespective of the substrate type. In other words, the 1/f noise, Table I . The dashed line is a guide to the eye, representing
which is dominant in strong inversion for these devices and governed by number fluctuations, is not sensitive to the Geon-Si substrate type but, as will be shown below, may be significantly affected by the front-end processing steps. This also implies that compressive strain in the sGe channel, while it improves mobility (see Fig. 6 ), is not influencing the 1/f -like noise. This seems to be a general fundamental tendency, i.e., the impact of mechanical strain on the LF noise is rather subtle [21] , [22] .
Combining the noise data for all sGe processing conditions in Table I , a clear trend develops in Fig. 7 between μ h and S V G , which has been also noted before for strained silicon nMOSFETs, for example [23] . It indicates that the traps responsible for carrier scattering and lower hole mobility are also the cause of the higher 1/f -like noise. The strongest impact is found for the JA: omission of the anneal apparently leads to insufficient removal of ion-implantation damage from the channel, leaving behind scattering and noisy trapping centers. It is also evident in [7] that lower 1/f noise and better mediumchannel μ h can be obtained by channel engineering and, more particularly, halo processing [13] , [14] . In particular, replacing As by a P halo yields a noise reduction, which could be explained by assuming lower residual lattice damage induced by the lighter ion. Another factor could be the higher thermal budget for the annealing of the As halos (550
• C), which can give rise to partial relaxation of the compressive strain in the sGe layer. However, as aforementioned, no strong impact of the strain on the 1/f noise is expected, so that this effect can be ruled out.
Although the pMOSFETs without JA have poor static and noise characteristics, a deeper analysis of the results may yield some better understanding of the underlying fluctuation mechanisms. As shown in Fig. 8 , the spectra are 1/f -like below 1 kHz in strong inversion, whereas the plateau of a Lorentzian component, which is associated with defect-assisted GR noise, is observed at higher frequencies. The fact that the GR noise level is not changing with the gate bias indicates Table I ), corresponding to different gate voltages. Table I ).
that the underlying defects are in the SiGe depletion region. Interestingly, when analyzing the 1/f noise part at 25 Hz for a sGe pMOSFET without JA in Fig. 9 , it becomes evident that the normalized noise is nowhere parallel with the (g m /I D ) 2 function. Instead, S I /I 2 D follows a 1/I D trend, which in the past has been interpreted in terms of mobility fluctuations [15] .
It is appealing to adopt this point of view since hole mobility is also seriously degraded, linking both phenomena: the scattering at residual implantation-induced defects in the channel not only causes a reduction of μ h but also an increase in the mobility fluctuation 1/f noise. In fact, from the capacitance-voltage (C-V ) measurements on pMOSFETs without JA, a high(er) hysteresis has been found, which points to a higher trap density in the gate stack and at the interface as well. These centers could also contribute to additional scattering, lowering hole mobility and inducing more fluctuations and, hence, 1/f noise. In addition, a slightly higher reverse current has been observed Table I ) and corresponding to V BS = 0 and −0.25 V.
in p-n junctions fabricated without JA (see Fig. 3 ), confirming a higher trap density in the depletion region. Assuming that the noise is due to mobility fluctuations, the normalized 1/f noise spectral density can be interpreted in terms of the Hooge parameter, given by [27] 
with N as the number of carriers in the channel, which is calculated from [27] .
Alternatively, for the 1/f noise in strong inversion (above V T ), there could be a different interpretation, which equally reproduce the experimental dependence on I D observed in Fig. 10 and is based on the presence of a localized defect-related noise source in the channel. The model predicts the following relationship [9] :
with g ch as the channel conductance (∼I D /V DS ) in the ohmic regime. Equation (4) is valid provided the LF noise is dominated by a localized (nonuniform) noise source in the channel, which could originate from an extended defect (dislocation) or a cluster of point defects (ion implantation), whereas the contribution to the total noise spectral density in the remainder of the channel can be neglected [9] . In addition, it is assumed that number fluctuations dominate the 1/f noise associated with the localized defect(s), leading to
. As shown in Fig. 10 , the normalized noise spectral density above V T can be reasonably well described by (4) for substrate biases of 0 and −0.25 V. The higher 1/f noise magnitude at the forward-substrate bias suggests a higher contribution of TABLE II  SUMMARY OF THE DIFFERENT LF NOISE MECHANISMS AND THE  ESTIMATED IMPACT OF THE MAIN PROCESSING STEPS INVESTIGATED the drain-to-substrate current by the presence of nonannealed implantation-induced damage close to the drain.
In summary, Table II gives the main LF noise regimes that have been identified in the Ge pMOSFETs and the main technological factors affecting the corresponding spectral density.
IV. CONCLUSION
It has been shown that the current noise spectral density in sGe pMOSFETs in weak inversion is lower than that in their relaxed Ge-on-Si counterparts due to the lower density of TDs, which suppresses the excess GR noise. For higher drain currents, similar levels of number-fluctuation-governed 1/f noise are obtained for similar front-end processing, irrespective of the presence of compressive stress in the channel. At the same time, a strong impact of halo processing and JA has been found for the 1/f noise magnitude, whereby better results have been obtained for devices with P halo implantation compared with those with As one. The role of the presence of residual ionimplantation damage in the channel region close to the source and the drain has been demonstrated by the significantly higher noise observed for the pMOSFETs without JA.
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